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Abstract²In this paper, a method to directly shape the 
output impedance of an inverter is proposed to reduce the 
total harmonic distortion of the output voltage, based on 
the uncertainty and disturbance estimator (UDE)-based 
robust control framework. It is shown that, because of the 
two-degree-of-freedom feature of the UDE-based control 
strategy, the UDE filter directly affects the inverter output 
impedance. A multi-band-stop filter instead of a commonly 
adopted low-pass filter is then proposed to directly 
minimize the output impedance around the harmonics to 
reduce the effect of nonlinear loads and assure 
robustness to frequency variations. Two trade-offs are 
revealed: one between filter bandwidth and stability and 
the other between robustness and the number of 
harmonics suppressed. The effectiveness of the proposed 
control strategy is fully supported by experimental results. 
  
 
Index Terms²Photovoltaic generators, maximum power 
point tracking, perturbation frequency. 
I. INTRODUCTION 
NVERTERS (also known as DC-to-AC converters) play an 
extremely important role in sustainable energy applications 
such as distributed generation; hybrid, hybrid electric and 
more electric transportation; smart grids etc. In addition, they 
are widely employed in uninterruptible power supplies, home 
appliances (induction heaters, air conditioners, refrigerators) 
and variable frequency drives. In other words, inverters have 
become a key component of many energy-conversion-related 
applications.  
Many research activities are being carried out on important 
control problems associated with inverters [1]. Minimizing the 
total harmonic distortion (THD) of output inverter voltage 
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under nonlinear loads is one of the common challenges for 
these control problem. Deadbeat [2] and hysteresis [3] 
controllers as well as sliding-mode [4], observer [5] and 
Lyapunov function [6], [7] based approaches have been 
utilized to improve the voltage THD in addition to selective 
harmonic elimination [8], repetitive [9], harmonic voltage 
injection [10], model predictive [11] and offset-free robust 
tracking [12] control strategies. Recently, output impedance 
based strategies have become popular due to its influence on 
load sharing between several inverters operating in parallel. It 
was shown that output impedance of an inverter changes 
according to the control strategy adopted [1, 13] and may 
hence be reduced to enhance output voltage quality [14]. Since 
mainstream inverters possess low-frequency inductive output 
impedance, resistive [15] and capacitive [16] impedance was 
achieved by corresponding control methods to simplify the 
task of compensating load harmonics. Nevertheless, in the 
presence of nonlinear loads, only the values of output 
impedance at harmonic frequencies are of particular interest 
while the values at the rest of bandwidth is irrelevant for THD 
minimization. Multiresonant controllers were proposed to 
minimize the relevant output impedance [17]; however, due to 
the fact that fundamental frequency deviations may occur, not 
only the output impedance should be minimized around 
harmonic frequencies but also robustness to frequency 
deviations (note that the base frequency Ȧ0 GHYLDWLRQRI¨Ȧ0 
becomes n¨Ȧ0 around the n-th harmonic) must be assured as 
well.  
In this paper, in order to directly influence the output 
impedance only at the regions of interest, dual-loop control 
structure is adopted [18], [19]. However, unlike typical cases 
[20], both loops are not decoupled due to limited available 
control bandwidth and therefore affect each other. 
Consequently, coupling effect between two loops is dealt with 
by considering the closed loop transfer function of the inner 
loop when designing the outer loop, avoiding loop decoupling 
constraint. It should be emphasized, that dual-loop control 
arrangement typically yield good performance (an interested 
reader is referred to [21] for detailed comparison of dual loop 
inverter control structures). However, PID compensators are 
typically utilized in multiloop control arrangements, enforced 
by e.g. feedforward actions, characterized by the two 
following drawbacks: infinite gain is achieved at DC only, 
calling for increased control bandwidth to reduce steady state 
error at non-zero frequencies and coupling between tracking 
and disturbance rejection due to single degree of freedom. 
8'(-EDVHG&RQWUROOHU(TXLSSHGZLWKD0XOWL-
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Utilizing multiresonant controller as the outer loop 
compensator eliminates the increased control bandwidth issue 
but does not solve the latter drawback in addition to 
susceptibility to frequency deviations.  
In this paper, inductor current serves as the inner loop 
variable compensated by a proportional controller while the 
outer voltage loop utilizes an Uncertainty and Disturbance 
Estimator (UDE) based compensator to simultaneously 
eliminate both above mentioned drawbacks. UDE-based 
control strategy is based on the assumption that a continuous 
signal can be approximated as it is appropriately filtered, 
which is true for most engineering systems [22]. It is able to 
quickly estimate and compensate uncertainties and 
disturbances, providing exceptional robust performance. The 
UDE-based control strategy has been further elaborated in 
[23] ± [25] and successfully applied to several control 
problems [26] ± [31]. The two-degree of freedom nature of 
UDE controllers identified in [23] is utilized in this paper to 
decouple the tracking and disturbance rejection of inverters. It 
is shown that the voltage controller may directly impose 
disturbance rejection through the output impedance by 
appropriate filter design without sensing the output current. In 
addition, it is revealed that while a typical UDE filter is unable 
to cope with the task due to limited control bandwidth, the 
proposed multi-band-stop-filter structure may both reduce the 
value of output impedance around the regions of interest and 
provide robustness to fundamental frequency variations. The 
proposed design yields several trade-offs which are discussed 
in detail. It should be noted that direct manipulation of inverter 
output impedance was recently proposed in [32] utilizing 
measured load current. Here, output impedance construction is 
carried out without any information regarding the load current.  
The rest of the paper is organized as follows. The proposed 
control structure is presented in Section II, together with brief 
discussions on PWM and the current controller. The voltage 
controller design, based on Uncertainty and Disturbance 
Estimator, is proposed in Section III. Experimental validation 
of the proposed method is demonstrated in Section IV and   
conclusions are made in Section VI.  
 
 
 
Fig. 1. A typical single-phase inverter. 
II. THE PROPOSED SYSTEM 
Consider a typical inverter, consisting of a single-phase 
LC-filter-terminated inverter leg, powered by a dc source vDC 
and driving a nonlinear load iO, as shown in Fig. 1. The 
control signal u is converted to a PWM signal to drive the 
inverter leg. The system may be then described by the 
following set of switching-period-averaged equations, with the 
inductor and capacitor ESRs neglected for brevity, 
( ) ( ) ( )
( ) ( ) ( )
( ) ( ) ( )
O d DC
L
O O
O
L O
u t u t T v t
di tL u t v t
dt
dv tC i t i t
dt
 
 
 
                         (1) 
with Td denoting the overall sampling and switching delay. In 
order to facilitate the presentation in the sequel, Table I 
summarizes the numerical values of system parameters. 
   
TABLE I. 
SYSTEM PARAMETER VALUES  
Parameter Value Units 
Switching frequency, ௌܶି ଵ 15 kHz 
Filter inductance, L 3.4 mH 
Filter capacitance, C 30 µF 
Base frequency, Ȧ0 ʌ rad/s 
DC link voltage, vDC 195 V 
A. PWM sampling and switching delay 
In order to minimize the overall delay Td, asymmetric 
PWM has been adopted [33], where the duty cycle is updated 
twice in each PWM cycle, as shown in Fig. 2. The first update 
occurs in the beginning of the cycle, determining the ON time. 
The second takes place when the carrier signal reaches the 
maximum point, determining the OFF time. Due to the fact 
that PWM transport time delay depends on the duty cycle 
value, it should be evaluated for the worst-case possible duty-
cycle [34]. In a case where the duty cycle is 100% this gives 
TPWM = TS/2 for the double-update modulation. To maximize 
the bandwidth of inductor current regulator, the current has to 
be sampled as close as possible to the PWM update instant 
[35] but enough to allow the DSP to perform required 
computations. This leads to the total delay of ௗܶ ൌ ௉ܶௐெ ൅஼ܶ , where ஼ܶ  is the DSP computational time. In the proposed 
system, the maximum DSP computational time was found 
experimentally and with added margin of 10% resulted in the 
value of TC = 0.175TS, leading to a total transport and 
computation delay of Td =  ? ?ߤݏ.  
 
 
Fig 2. Switching cycle timing diagram. 
B. Current controller 
The inductor current can be reformulated as 
     1( ) ( ) ( ) ( ) .L d DC Odi t L u t T v t v tdt                   (2) 
Modifying the control input as  
u
PWM
DCv 
Inverter
Leg Ou


L
C Ov


OiLi
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1( ) '( ) ( ) ,( ) ODCu t u t v tv t                           (3) 
the current plant may be described by 
 1
1
( )( )
'( ) ( ) ( )( )
'( ),
DCL
d O d O
DC d
d
v tdi t L u t T v t T v t
dt v t T
L u t T


§ ·    ¨ ¸© ¹
| 
  (4) 
as ܶെ݀ ? is much higher than bandwidths of vDC and vO. Since 
the modified plant is nearly disturbance-free, proportional 
controller  *'( ) ( ) ( )PI L Lu t K i t i t                           (5) 
with ݅௅כሺݐሻ denoting inductor current reference signal,                            
is selected. Current loop gain and complementary sensitivity 
function are then obtained as 
1
( ) dT sPII
K LL s e
s

 
                               (6) 
and 
 
(a) loop gain 
 
(b) complimentary sensitivity 
Fig. 3. Current loop performance merits for KPI = 59 and Td = 45µs. 
 
1
1
( )( ) ,
1 ( ) d
I PI
I T s
I PI
L s K LT s
L s se K L

                      (7) 
respectively. Selecting KPI = 59 leads to current loop 
bandwidth of 2762Hz with 45o phase margin and 6dB gain 
margin, as shown in Fig. 3a. Fig. 3b gives the Bode diagram 
of the complementary sensitivity function, which is of extreme 
importance for voltage controller design, since TI(s) serves as 
voltage loop actuator. 
 
C. Voltage controller 
Note that ݅௅כ rather than ݅௅ is set by the voltage controller, 
i.e. the current closed loop controller TI(s) must be properly 
taken into account. Output voltage dynamics may be rewritten 
as 
 
    
1
1 1 * 1 *
( ) ( ) ( )
( ) ( ) ( ) ( ) ( ) ,
O
L O
d
n L L O n L O
dv t C i t i t
dt
C C i t i t i t C i t i t

  
 
  '  '   
  (8a) 
where Cn DQG ¨C respectively denote nominal and uncertain 
parts of C, ݅௅ ൌ  ݅௅כ ൅  ? ௅݅ with  ? ௅݅ representing inductor 
current tracking error and   1 * 1( ) ( ) 1 ( ) ( )dO n L n L Oi t C C i t C C i t i t   '   ' '     (8b)     
expresses the total lumped uncertainty and disturbance 
current.  
Define the desired closed-loop behavior of vO by the output 
of a linear time-invariant stable reference model 
  
*( ) ( ) ( )OR R OR R Ov t v t v tZ Z                         (9)     
with ݒைכ  denoting the output voltage reference signal and ȦR > 
0. The controller goal is to drive the error between the 
reference model and inverter outputs  
  ( ) ( ) ( )O OR Oe t v t v t                              (10a)     
to zero by forcing the following stable error dynamics, 
( ) ( ).O R O
de t
e t
dt
Z                               (10b)     
Combining (8) - (10) results in  * *( ) ( ) ( ) ( )dL PV O O Oi t K v t v t i t                   (11)     
with KPV = CnÂȦR. The control action (11) cannot be applied 
directly since ݅ைௗ is unknown. This problem is dealt with as 
follows. Note that according to (8a), 
* ( )( ) ( )d OO L n
dv ti t i t C
dt
                           (12)     
Obviously, (12) cannot be substituted in (11) as is. A UDE-
based approach replaces ݅ைௗ in (11) with its filtered estimate, 
given by  
* ( )Ö ( ) ( ) ( ) ( ) ( ),d d OO O L n dv ti t i t g t i t C g tdt
§ ·    ¨ ¸© ¹         (13)     
where g(t) is the impulse response of a frequency-selective 
linear time-invariant filter G(s) DQG µ¶ LV WKH FRQYROXWLRQ
operator. The control law is then derived as (cf. Fig. 4) 
   
* *
0
* *
( ) ( ) ( )
( )( ) ( ) ( ) ( ).
d
L L O
O
PV O O L n
i t i t i t
dv t
K v t v t i t C g t
dt
 
§ ·    ¨ ¸© ¹
        (14)     
It is interesting to note that the voltage controller structure 
resembles that of a classical disturbance observer (DOB) [36] 
based compensator, consisting of nominal controller (here, 
KPV) and disturbance observer (here, UDE). Therefore, even 
though proportional nominal controller is used in the 
subsequent derivations to shape the tracking response, a more 
advanced compensator (e.g. PID, PR etc) may in general 
replace KPV. 
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Fig. 4. The proposed control structure. 
 
Taking Laplace transform of (14) and rearranging, there is 
  
* *
( ) ( )
( )( ) ( ( ) ( )).
1 ( ) 1 ( )
FF FB
R R
L n O O
H s H s
sG sI s C V s V s
G s G s
Z Z             (15)     
 
 
Fig. 5. Equivalent voltage loop diagram. 
 
The overall voltage loop structure is shown in Fig. 5 with TI(s) 
playing the actuator role. Corresponding loop gain is then 
 
( )( ) ( ),
1 ( )
R
V I
sG sL s T s
s G s
Z                        (16)     
indicating infinite gain at DC and frequencies associated with 
the roots of 1±G(s). Substituting (15) into (8) and rearranging 
results in the following closed-loop dynamics, 
1
( ) ( )
( ) ( )( ) ( ) ( ).( ) ( ) ( ) ( )
V O
dnFF I
O OR O
FB I FB I
T s Z s
CH s T sV s V s I s
s H s T s s H s T s

    (17)     
 
Fig. 6. Equivalent model of the single-phase inverter. 
 
The inverter under the proposed closed loop control can then 
be modeled as a series connection of voltage source 
TV(s)VO*(s) and an output impedance ZO(s), as shown in Fig. 6, 
taking the voltage VO(s) as the output voltage and the current ܫைௗ(s) as the output current. Obviously, it is expected that 
TV(sĺLQRUGHUWRDFKLHYHJRRGWUDFNLQJSHUIRUPDQFHDQG 
 
 
 
 
 
 
 
 
 
ZO(sĺ LQ RUGHU WR DFKLHYH JRRG GLVWurbance rejection at 
relevant frequencies. For the case of tracking problem, assume 
the total uncertainty and disturbance current and output 
voltage reference are given by 
0
1
( ) sin( )dO n n
n
i t I n tZ If
 
 ¦                    (18)     
and 
* *
0( ) sin ,O Mv t V tZ                         (19)     
respectively. Then, there is 
*
0 0 0 0
1
1
( )
sin ( ) sin( arg ( ))
( ) ( ),
O
M n O n O
n
O OH
v t
V t I Z n n t Z n
v t v t
Z Z Z I Zf
 
   
 
¦  (20)     
 where 
 
 
*
1 0 1 0 0 1 0
1 0
( ) sin ( ) sin( arg ( ))
sin
O M O Ov t V t I Z t Z
V t
Z Z Z I Z
Z T
   
  (21)     
with 
     2 2* *1 1 0 1 0 1 0( ) 2 ( ) cos arg ( )M O M O OV V I Z V I Z ZZ Z I Z   
 
 
0 0 1 01
*
1 0 1 0
( ) sin arg ( )
;( ) cos arg ( )
O O
O O M
Z Z
tg
I Z Z V
Z Z I ZT Z I Z
     
and 
0 0 0
2
( ) ( ) sin( arg ( )).OH n O n O
n
v t I Z jn n t Z jnZ Z I Zf
 
   ¦    
(22)     
It should be emphasized that vO1 and vOH are orthogonal and 
hence decoupled. As is well known, the quality of the output 
voltage is typically quantified by the total harmonic distortion 
(THD) defined as 
  
 20
2
1
( )
.
n O
n
V
I Z jn
THD
V
Zf
  
¦
                   (23)     
Obviously, it is mainly influenced by the magnitude of output 
impedance at harmonic frequencies (typically odd multiples of 
base frequency in single phase systems and 6nേ1 in three-
phase applications). Hence, it is desirable to reduce the latter 
as much as possible in order to minimize THDV. Nevertheless, 
observing (21) reveals that even if THDV is minimized, vO and ݒைכ  may still differ due to the voltage drop on the output 
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impedance at base frequency |ZO(Ȧ0)|. Consequently, it is 
desirable to reduce |ZO(QȦ0)| for n  «N with N denoting the 
order of the highest load harmonic possessing significant 
energy. 
III. DESIGN OF UDE-BASED VOLTAGE CONTROLLER 
In case TI(s) = 1, (17) reduces to 
   1
( ) ( )
( ) ( ) 1 ( ) ( ).
V O
dnR
O OR O
R R
T s Z s
CV s V s G s I s
s s
Z
Z Z

            (24)     
Hence, voltage loop complementary sensitivity function TV(s) 
follows that of reference model (8) while tracking is 
decoupled from disturbance rejection by G(s), as expected 
from [23]. In addition, output impedance ZO(s) is formed by 
series connection of two frequency-selective filters: ZO1(s) =  
Cn-1(s+ȦR)-1 and ZO2(s) = 1±G(s). This means the output 
impedance can be designed by selecting a suitable UDE-filter 
G(s). Apparently, in case Cn-1 > ȦR, the magnitude of ZO1(s) is 
greater than 0dB for frequencies below ߱ ൌ ඥܥ௡ି ଶ െ ߱ோଶ. 
Therefore, in order to reduce the output impedance, ȦR should 
be increased as much as possible (this would also improve 
tracking). Alternatively, output impedance may be reduced by 
imposing ZO2(s) as close to zero as possible at relevant 
frequencies. Unfortunately, since TI(s) serves as the voltage 
loop actuator, available control bandwidth for given stability 
margins is limited. Therefore, tracking ± disturbance rejection 
trade-off is expected to appear. The design is then carried out 
as follows. First, minimum tracking bandwidth ȦR,MIN is set. 
Then, G(s) is selected to minimize the magnitude of ZO(s) 
while respecting minimum allowed stability margins. In the 
subsequent analysis, ȦR,MIN   ÂȦ0 is designated to assure 
decent tracking and minimum stability margins are set to 45o 
and 6dB, respectively.  
A. Maximizing tracking bandwidth 
As mentioned above, two-degrees-of-freedom control 
structures possess tracking/disturbance rejection trade-off. In 
case disturbance rejection is compromised, tracking may be 
enhanced. It is therefore possible to maximize the tracking 
bandwidth by setting G(s) = 0. The loop gain is then given by 
1
1( ) d
R PI
V T s
PI
K LL s
s se K L
Z 
                          (25)     
and hence ȦR = ȦR,MAX  =  ?Ɏ ? ? ? ? ?rad/s may be achieved, 
bringing the system to the 6dB gain margin limit, as shown in 
Fig. 7a. Unfortunately, the resulting output impedance 
magnitude would be higher than 0dB for frequencies below  ?Ɏ ? ? ? ? ?rad/s (cf. Fig. 7b), i.e. all the significant base 
frequency multiples harmonics of the load current will be 
amplified.    
B. Typical UDE filters based design 
Most of the applications employing UDE-based controllers 
utilize first order low pass Butterworth filters. Nevertheless, as 
stated in [23], [37] increasing filter order/decreasing relative 
degree/increasing cutoff frequency improve disturbance 
rejection. Unfortunately, it is further shown than under 
bandwidth constraints, trade-off exists between the three. The 
consequences of utilizing different low pass Butterworth 
filters as UDE filters were investigated by applying the filters 
summarized in Table II (only strictly proper filters were 
considered in order to assure implementability of sG(s) in 
(15)).  
 
TABLE II. 
LOW PASS BUTTERWORTH FILTERS 
order ȦR/ʌ ȦF/ʌ G(s) 
0 1196 0 0 
1 500 664 ߱ிݏ ൅ ߱ி 
20 500 530 ߱ிଶݏଶ ൅  ?Ǥ ? ?߱ ி  ? ݏ ൅ ி߱ଶ 
21 500 393  ?Ǥ ? ?߱ ிݏ ൅ ߱ிଶݏଶ ൅  ?Ǥ ? ?߱ ிݏ ൅ ߱ிଶ 
32 500 279  ? ி߱ݏଶ ൅  ? ி߱ଶݏ ൅ ߱ிଷݏଷ ൅  ? ி߱ݏଶ ൅  ? ி߱ଶݏ ൅ ߱ிଷ 
43 500 215  ?Ǥ ? ?߱ ிݏଷ ൅  ?Ǥ ? ?߱ ிଶݏଶ ൅  ?Ǥ ? ?߱ ிଷݏ ൅ ߱ிସݏସ ൅  ?Ǥ ? ?߱ ிݏଷ ൅  ?Ǥ ? ?߱ ிଶݏଶ ൅  ?Ǥ ? ?߱ ிଷݏ ൅ ߱ிସ 
 
 
 
(a) loop gain 
 
(b) output impedance 
Fig. 7. Voltage loop performance merits utilizing filters of Table II. 
 
The tracking bandwidth was set to ȦR,MIN and then filter cutoff 
frequency satisfying the above-set minimum stability margins 
was determined. Figs. 7a and 7b demonstrate corresponding 
loop gains (LG) and output impedances, respectively. Two 
important conclusions may be then drawn: 
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- Even though the cutoff frequency of the filter G20(s) is higher 
than that of G21(s), disturbance rejection capabilities of the 
latter are better, i.e. decreasing relative degree increases 
disturbance rejection. Hence, only filters with relative degree 
of one were considered further. 
- Increasing filter order forces reducing the cut-off frequency 
yet improves low-frequency disturbance rejection (see the 
value of output impedance magnitude at base frequency). 
Unfortunately, medium-frequency disturbance rejection is 
deteriorated (the values of output impedance magnitude at 
[100Hz, 2000Hz] frequency range are higher than 0dB). 
Consequently, increasing filter order does not necessarily 
reduce THD, which eventually depends on the harmonic 
content of load current. 
To conclude, utilizing low pass UDE filters under given 
bandwidth restrictions is insufficient to reduce the output 
impedance below 0dB at frequency range where load current 
is expected to possess significant energy. 
C. Shaping of the output impedance 
Note that ZO2(s) rather than G(s) directly affects the output 
impedance. Therefore, it is suggested to select ZO2(s) and then 
derive the UDE filter as G(s) = 1 ± ZO2(s). Since output 
impedance minimization is required only at base frequency 
multiples, it is proposed to construct ZO2(s) as a bank of series 
connected band-stop filters, 
2
1
( ) ( ),
N
O n
n
Z s H s
 
                          (26)     
where n-th harmonic filter stop band is is given by [nÂȦ0ÂN, 
nÂȦ0/k] with k < 1, of which the ideal shape is  shown in Fig. 
8.   Obviously, in order to increase filter robustness to 
fundamental frequency variations, the bandwidth of each filter 
should be maximized, i.e. k should be chosen as small as 
possible. Unfortunately, it is impossible to freely increase the 
overall stop band of ZO2(s) without violating the minimum 
stability margins due to limited available control bandwidth. 
Consequently, maximum attainable stop band is shared by n 
filters, i.e. trade-off exists between the number of series 
connected filters (N) and the bandwidth of each filter (k).   
 
 
Fig. 8. Ideally desired magnitude of ZO2(s). 
 
In this work, elliptic band-stop filters were employed due 
to their ability to attain a given transition width with the 
smallest order [38]. ZO2(s) was constructed by series 
connection of 6 second-order filters (n = 1,3,5,7,9,11) with 
pass-band and stop-band ripples of 0.35dB and 60dB, 
respectively. In order to comply with minimum stability 
margins, the smallest attainable value of k was found to be 
0.89. The magnitude response of designed ZO2(s) is shown in 
Fig. 9a together with that of ZO1(s) =  Cn-1(s+ȦR,MIN)-1 and the 
resulting output impedance is depicted in Fig. 9b. It is 
interesting to note that ZO(s) is resistive at harmonic 
frequencies. Since the magnitude ZO1 remains around 20dB 
throughout the region of interest, the worst-case magnitude of 
the impedance around harmonic frequencies is -40dB, as 
shown in Fig. 10. 
 
 
(a) ZO1(s) and ZO2(s). 
 
 
(b) ZO(s) = ZO1(sÂZO2(s). 
Fig. 9. Output impedance and its components.  
 
Note that compared to the G(s) = 0 case, the magnitude of 
output impedance is above 0dB for all but six relevant 
frequencies below  ?Ɏ ? ? ? ? ?rad/s. Nevertheless, values of 
output impedance magnitude at frequencies other than in the 
vicinity of harmonic frequencies are not important. Hence, any 
harmonic load is expected to be well rejected by the inverter. 
Moreover, it is apparent that the magnitude of the impedance 
remains below -10dB in case the base frequency deviates േ1Hz around its nominal value, demonstrating the robustness. 
Bode plot of the corresponding UDE filter G(s) = 1 ± ZO2(s) is 
shown in Fig. 11. It is important to emphasize that the latter 
possesses unity magnitude and zero phase at the first six base 
frequency multiples, as desired. Fig. 12 demonstrates the 
resulting loop gain. It is interesting to note that the gain 
margin of ~6dB is the limiting factor and not the phase margin 
(~65o). 
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Fig. 10. Output impedance zoomed around harmonic frequencies.  
 
 
Fig. 11. Bode plot of the designed UDE filter G(s) = 1 ± ZO2(s). 
IV. EXPERIMENTAL VERIFICATION 
In order to validate the proposed control system, modified 
Texas Instruments High Voltage Single Phase Inverter 
Development Kit (TIDK) was utilized. The inverter was 
LQLWLDOO\ORDGHGE\DȍUHVLVWRUWRHVWDEOLVKDEDVHOLQHWKHQ
the resistor was replaced by a diode rectifier (DR) with heavy 
RC load, as shown in Fig. 13a. Corresponding nonlinear load 
parameter values summarized in Table III. Inverter parameters 
of the experimental setup match the values given in Table I. 
The control system was implemented digitally using Concerto 
F28M35 control card. The setup is pictured in Fig. 13b. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 13. Experimental hardware with nonlinear load connected. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 12. The resulting voltage loop gain. 
 
TABLE III. 
NONLINEAR LOAD PARAMETER VALUES  
Parameter Value Units 
Load resistance, RL 50 ȍ 
Load capacitance, CL 940 µF 
 
In the first experiment, current loop performance was 
examined by verifying the step response under short-circuit 
conditions. The result is shown in Fig. 14. According to the 
target current loop bandwidth of 2762Hz, 288µs is the 
expected five-time-constants transient duration, which is well 
verified. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
                                      (a) Schematics.                                                                                                     (b) Pictured. 
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Fig. 14. Experimental results: Current-loop step response. 
 
In the second experiment, nominal base frequency system 
operation was validated under both linear and nonlinear loads. 
Output voltage reference signal was set to (19) with ெܸכ ൌ ? ? ?  ?V. Steady state, operation, no-load to full-load and full-
load to no-load transitions are depicted in Figs. 15 and 16 for 
linear and nonlinear loads, respectively. 
 
. 
(a) steady state. 
 
 
(b) no-load to full-load transition. 
 
 
(c) full-load to no-load transition. 
Fig. 15. Experimental results: Operation under linear load, nominal base 
frequency. 
 
It may be concluded that the system operates well under 
both types of load in steady state. Fig. 17 demonstrates 
respective experimental frequency domain distributions and 
total harmonic distortions of the output voltage. The linear 
load case THDV = 0.87% may actually serve as a baseline, 
defining the noise floor. Observing the results of operation 
under nonlinear load, while taking the baseline into account, it 
may be concluded that voltage harmonics up to 11th are nearly 
absent, as planned. Corresponding experimental THDV was 
obtained as 2.05%, validating excellent control algorithm 
performance. 
 
 
(a) steady state. 
 
 
(b) no-load to full-load transition. 
 
 
(c) full-load to no-load transition. 
Fig. 16. Experimental results: Operation under nonlinear load, nominal base 
frequency. 
 
On the other hand, it takes around one cycle for the system 
to settle in both cases. This transient performance is 
satisfactory but might not be optimal due to the relatively 
large convergence time of the multi-band-stop-filter utilized. 
This is the price to pay for the excellent steady state 
performance. 
For the sake of comparison, the system was also tested 
under nonlinear loading employing typical UDE controller 
with first and third order low pass Butterworth filters (cf. 
Table II). Corresponding frequency domain distributions 
(time-domain results are omitted for brevity) and  THDV 
values are depicted in Fig. 18 and compared to steady state 
operation with the multi-band-stop filter. Apparently, UDE 
controller equipped with the proposed filter outperforms the 
classical one for both low pass filter types. 
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(a) linear load. 
 
(b) nonlinear load. 
Fig. 17. Experimental results: Spectra of output voltage and current. 
 
 
Fig. 18. Output voltage spectra comparison for different filter types. 
 
  In the last experiment, steady-state operation of 
nonlinearly loaded system was inspected under fundamental 
frequency deviation up to േ1Hz to verify the robustness. 
Experimental results are shown in Fig. 19 with corresponding 
values of THDV summarized in Fig. 20 along with their 
corresponding simulated values. Apparently, THDV remains 
low despite base frequency variations and is in good 
agreement with simulations.  
 
 
 
(a) Ȧ0  ʌÂUDGV. 
 
(b) Ȧ0  ʌÂ.5rad/s. 
 
(c) Ȧ0  ʌÂ50.5rad/s. 
 
(d) Ȧ0  ʌÂ51rad/s. 
Fig. 19. Experimental results. Steady state operation under േ1Hz base 
frequency deviation. 
 
 
Fig. 20. Simulated and experimental THDV under base frequency deviation. 
VTHD = 0.87%
VTHD = 2.08%
Oi
*
Ov Ov
Oi
*
Ov Ov
Oi
*
Ov Ov
Oi
*
Ov Ov
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 
 
V. CONCLUSIONS 
It has been shown in the paper that it is possible to directly 
construct inverter output impedance utilizing uncertainty and 
disturbance estimator algorithm, owing to its two-degree-of-
freedom structure. Once desired tracking performance is 
established, it is possible to shape the output impedance by 
selecting a proper filter. In case output impedance 
minimization is desired to reduce the total harmonic distortion 
of the output voltage, multi-band-stop filter structure may be 
utilized. Moreover, robustness to base frequency variation was 
assured by increasing the bandwidth of each filter. 
Nevertheless, if other output impedance manipulation is 
looked-for, respective filter may be in general designed. It was 
shown that several trade-offs exist due to limited control 
bandwidth and should be properly managed to achieve the best 
results. Theoretical findings were well-validated by 
experimental results. 
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